

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS (P.O. Box D50 Alexandra, Verginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/849,025	05/20/2004	Tal Gat	P-6618-US	7037	
49444	7590 05/09/2006	EXAMINER			
PEARL COHEN ZEDEK LATZER, LLP 1500 BROADWAY, 12TH FLOOR			LAI, VINCENT		
NEW YORK, NY 10036			ART UNIT	PAPER NUMBER	
			2181		
				DATE MAILED: 05/09/2006	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)			
	10/849,025	GAT, TAL			
Office Action Summary	Examiner	Art Unit			
	Vincent Lai	2181			
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply					
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication; even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).					
Status		•			
 1) Responsive to communication(s) filed on 20 May 2004. 2a) This action is FINAL. 2b) This action is non-final. 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213. 					
Disposition of Claims					
4) ☐ Claim(s) 1-21 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-21 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or election requirement.					
Application Papers					
 9) ☐ The specification is objected to by the Examiner. 10) ☐ The drawing(s) filed on 20 May 2004 is/are: a) ☐ accepted or b) ☐ objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152. 					
Priority under 35 U.S.C. § 119					
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some color None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. FRITZ FLEMING PRIMARY EXAMINER GROUP 2100					
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail D 5) Notice of Informal F 6) Other:				

DETAILED ACTION

Specification

- 1. The abstract of the disclosure is objected to because of grammatical/stylist preferences. It is suggested that commas proceed and follow the three instances of the term "for example" be added. Correction is required. See MPEP § 608.01(b).
- 2. The disclosure is objected to because of the following informalities: Enumerated items should use a different format than the one used to describe item numbers in figures. For example, in paragraph 11 of the specification, it states "way 0," which is interpreted to mean the first way. The manner in which the item is present may confuse readers who may interpret "way 0" to be in the figures. Other examples include "entry 1" and "entry 100," both of paragraph 16. A suggested change is "way number 0" or "way # 0."

Other instances may occur in the specification and applicant is requested to find and change any that are found. Appropriate correction is required.

3. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

The following title is suggested: "A System, Method, and Device For a Counter Array Stored in a Loop Detector of Real and Speculative Loops."

Art Unit: 2181

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 4. Claims 1, 3-6, 8-9, 11-13, 16-17, and 19-21 are rejected under 35 U.S.C. 102(e) as being anticipated by Arora et al (U.S. Patent # 6,629,238 B1), herein referred to as Arora.

As per claim 1, Arora discloses a loop detector (See column 3, lines 63-65: The invention deals with a loop predictor which can be interpreted as a loop detector) comprising a set of entries (See figure 8 and column 11, lines 7-10: A program segment 824 (or 854 as shown in the figure) can be made up of loop instructions) and an array to store a set of loop iterations (See figure 8 and column 11, lines 7-10: A memory 820 can be used to store loops), wherein the number of entries in said array is smaller than the number of entries in said loop detector (See figure 8: Pictorially, the program segment is smaller than the memory. Also since the program segment is meant to fit in memory, it is inherently smaller than memory).

As per claim 3, Arora discloses wherein the set of entries in said array stores a counter to count speculative iterations of said loop (See column 4, lines 36-38, and

Art Unit: 2181

column 12, claim 12: Other loop counters are disclosed/claimed including a speculative epilog counter).

As per claim 4, Arora discloses wherein the set of entries in said array stores a counter to count real iterations of said loop (See column 4, lines 36-38: Epilog counters are used to count completed loops).

As per claim 5, Arora discloses a method of storing a counter of loop iterations, the method comprising:

determining if loop iteration data for a branch is stored in an entry of an array, said array associated with a loop detector (See column 5, lines 17-18: If loop iteration is already stored then data would be available); and

incrementing a counter in said array entry (See column 5, lines 17-18 and column 7, lines 57-60: Loop counters are initialized though moving loop instructions and that value is stored); wherein the number of entries in said array is smaller than the number of entries in said loop detector (See figure 8: Pictorially, the program segment is smaller than the memory. Also since the program segment is meant to fit in memory, it is inherently smaller than memory).

As per claim 6, Arora discloses comprising copying a number of actual iterations of said loop into said array entry (See column 7, lines 57-60: The MOV_TO_LC instruction moves loop instructions into the array).

Art Unit: 2181

As per claim 8, Arora discloses wherein said incrementing said counter in said array comprises incrementing a counter of actual iterations of said loop (See column 4, lines 36-38: Epilog counters are used to count completed loops).

As per claim 9, Arora discloses wherein said incrementing a sum in said array comprises incrementing a counter of speculative iterations of said loop See column 4, lines 36-38, and column 12, claim 12: Other loop counters are disclosed/claimed including a speculative epilog counter).

As per claim 11, Arora discloses a method of counting loop iterations, comprising storing a counter of loop iterations in an array (See column 5, lines 17-18: A counter is used and the initial value is saved), wherein entries in said array are associated with more than one entry in a loop detector (See figure 8 and column 11, lines 7-10: A memory 820 can be used to store loops, which can hold multiple instances of program segments 824).

As per claim 12, Arora discloses wherein storing a counter of loop iterations comprises storing a counter of speculative loop iterations (See column 4, lines 36-38, and column 12, claim 12: Other loop counters are disclosed/claimed including a speculative epilog counter).

Art Unit: 2181

As per claim 13, Arora discloses wherein storing a counter of loop iterations comprises storing a counter of real loop iterations (See column 4, lines 36-38: Epilog counters are used to count completed loops).

As per claim 16, Arora discloses a processor comprising a loop detector, said loop detector comprising an array to store a counter of loop iterations See column 5, lines 17-18: A counter is used and the initial value is saved), wherein entries in said array are capable of being associated with more than one entry in said loop detector at various times detector (See figure 8 and column 11, lines 7-10: A memory 820 can be used to store loops, which can hold multiple instances of program segments 824).

As per claim 17, Arora discloses wherein said counter of loop iterations is a speculative counter of loop iterations (See column 4, lines 36-38, and column 12, claim 12: Other loop counters are disclosed/claimed including a speculative epilog counter).

As per claim 19, Arora discloses a system comprising:

a dynamic random access memory unit (Memory 820, see figure 8); and a processor comprising a loop detector (See column 3, lines 63-65: The invention deals with a loop predictor which can be interpreted as a loop detector), said loop detector comprising an array to store a counter of loop iterations (See column 5, lines 17-18: A counter is used and the initial value is saved), wherein entries in said array are capable of being associated with more than one entry in said loop detector (See

Art Unit: 2181

figure 8 and column 11, lines 7-10: A memory 820 can be used to store loops, which can hold multiple instances of program segments 824).

As per claim 20, Arora discloses wherein said counter is to count speculative iterations of said loop (See column 4, lines 36-38, and column 12, claim 12: Other loop counters are disclosed/claimed including a speculative epilog counter).

As per claim 21, Arora discloses wherein said counter is to count real iterations of said loop (See column 4, lines 36-38: Epilog counters are used to count completed loops).

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claims 2, 10, 15, and 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Arora et al (U.S. Patent # 6,629,238 B1), herein referred to as Arora in view of the Intel Itanium Processor Microarchitecture Reference.

Art Unit: 2181

As per claim 2, Arora teaches the use of the Intel IA-64 architecture (See column 4, lines 27-30).

Arora does not teach wherein entries in said array are fully associative.

The Intel Itanium Processor Microarchitecture References, which teaches an implementation of the Intel IA-64 architecture (See page 1, section 1.0 Overview), teaches the use of fully associative cache (See page 14, section 4.7 Translation Lookaside Buffers)

It would have been obvious to a person having ordinary skill in the art at the time the invention was made to have modified Arora to include fully associative cache because the disclosed architecture already supports fully associative cache.

As per claim 10, Arora teaches the use of the Intel IA-64 architecture (See column 4, lines 27-30).

Arora does not teach wherein entries in said array are fully associative.

The Intel Itanium Processor Microarchitecture References, which teaches an implementation of the Intel IA-64 architecture (See page 1, section 1.0 Overview), teaches the use of fully associative cache (See page 14, section 4.7 Translation Lookaside Buffers)

It would have been obvious to a person having ordinary skill in the art at the time the invention was made to have modified Arora to include fully associative cache because the disclosed architecture already supports fully associative cache.

Art Unit: 2181

As per claim 15, Arora teaches storing a counter of loop iterations (See column 5, lines 17-18: A counter is used and the initial value is saved) in an array and the use of the Intel IA-64 architecture (See column 4, lines 27-30).

Arora does not teach wherein entries in said array are fully associative.

The Intel Itanium Processor Microarchitecture References, which teaches an implementation of the Intel IA-64 architecture (See page 1, section 1.0 Overview), teaches the use of fully associative cache (See page 14, section 4.7 Translation Lookaside Buffers)

It would have been obvious to a person having ordinary skill in the art at the time the invention was made to have modified Arora to include fully associative cache because the disclosed architecture already supports fully associative cache.

As per claim 18, Arora teaches the use of the Intel IA-64 architecture (See column 4, lines 27-30).

Arora does not teach wherein entries in said array are fully associative.

The Intel Itanium Processor Microarchitecture References, which teaches an implementation of the Intel IA-64 architecture (See page 1, section 1.0 Overview), teaches the use of fully associative cache (See page 14, section 4.7 Translation Lookaside Buffers)

It would have been obvious to a person having ordinary skill in the art at the time the invention was made to have modified Arora to include fully associative cache because the disclosed architecture already supports fully associative cache.

Art Unit: 2181

6. Claims 7 and 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Arora et al (U.S. Patent # 6,629,238 B1), herein referred to as Arora in view of the Inside the Intel Itanium 2 Processor.

As per claim 7, Arora teaches the use of the Intel IA-64 architecture (See column 4, lines 27-30).

Arora does not teach using the method of allocating an entry of said array based on the least recently used entry in said array.

The Inside the Intel Itanium 2 Processor, which is teaches implementation of the Intel IA-64 architecture (See page 4, point 2 of the Customer Benefits From Industry Standard Processors section), teaches the use of a least recently used cache replacement algorithm (See page 30).

It would have been obvious to a person having ordinary skill in the art at the time the invention was made to have modified Arora to include the use of a least recently used cache replacement algorithm because the disclosed architecture already supports such cache replacement scheme.

As per claim 14, Arora teaches allocating a branch with an entry (See column 5, lines 32-39: Branch loops are supported and they can be treated like normal loops, which includes placing them into an entry) in said array and the use of the Intel IA-64 architecture (See column 4, lines 27-30).

Arora does not teach using the method of allocating an entry of said array based on the least recently used entry in said array.

The Inside the Intel Itanium 2 Processor, which is teaches implementation of the Intel IA-64 architecture (See page 4, point 2 of the Customer Benefits From Industry Standard Processors section), teaches the use of a least recently used cache replacement algorithm (See page 30).

It would have been obvious to a person having ordinary skill in the art at the time the invention was made to have modified Arora to include the use of a least recently used cache replacement algorithm because the disclosed architecture already supports such cache replacement scheme.

Conclusion

- 7. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. The following patents are cited to show further art related to a system, method, and device for a counter array stored in a loop detector of real and speculative loops:
- U.S. Patent # 4,727,483 to Saxe shows a loop control system for digital processing apparatus.
- U.S. Patent # 5,898,865 to Mahalingaiah shows an apparatus and method for predicting an end of loop for string instructions.

Art Unit: 2181

Page 12

U.S. Patent # 6,438,682 B1 to Morris et al shows a method and apparatus for

predicting loop exit branches.

8. Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Vincent Lai whose telephone number is (571) 272-6749.

The examiner can normally be reached on M-F 8:00-5:30 (First BiWeek Friday Off).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Fritz M. Fleming can be reached on (571) 272-4145. The fax phone number

for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the

Patent Application Information Retrieval (PAIR) system. Status information for

published applications may be obtained from either Private PAIR or Public PAIR.

Status information for unpublished applications is available through Private PAIR only.

For more information about the PAIR system, see http://pair-direct.uspto.gov. Should

you have questions on access to the Private PAIR system, contact the Electronic

Business Center (EBC) at 866-217-9197 (toll-free).

Vincent Lai Examiner Art Unit 2181

νl

May 5, 2006

FRITZ Y LEWING PRIMARY EXAMINER

zm. Kens